Home > Schools > SEG > Specialist Centres
IC Design Centre


Background

The IC Design Centre (ICDC) of NYP was established in 1997 as one of the Specialist Centres in the School of Engineering of Nanyang Polytechnic. The Centre is set up to support the IC and Electronic industries in Singapore by providing ASIC and FPGA design solutions, specialist development training programmes in EDA and IC design methodologies. It is staffed by experienced IC design engineers and is equipped with the latest engineering workstations and a wide range of state-of-the-art EDA tools.

:: Previous page

................................................................................

Areas of Specialisation

ICDC focuses on:

  • ASIC Design and Development with emphasis on Digital Communications, Imaging and Signal Processing.

  • High Performance Standard Cell ASIC, Structured ASIC, Analogue and Mixed Signal Design.

  • Electronic system design and implementation using FPGA.

:: Back to top

................................................................................

Industry Services

ICDC supports companies in meeting the challenges of IC Design. Support can be in the form of consultation, collaborative project work and customized training programmes. Industry consultations and collaborative projects are carried out in areas such as ASIC Design, Intellectual Property(IP) Core Development, FPGA Implementation and Electronic System Design. ICDC works with companies on design development, prototyping and fabrication to complete turn-key system solutions.ICDC also supports the industries in the form of customized training programmes in areas such as High Level Design Methodologies for ASIC Design and FPGA Implementation.

 

:: Back to top

.................................................................................

Project Information

Highlights of the key project developments with industry include:

  • Digital Baseband Comms Chip
    This project involves the development of a configurable digital basband comms chip that performs IQ (In-phase Quadrature) demodulation for sensing and communication systems.

  • Digital Synthesizer Chip
    This project involves the development of a low noise, high fidelity ASIC chip with high speed switching architecture that is able to output data at 2 Giga samples per second throughput.

  • Micro-Controller Core
    This project involves the development of 16-bit Microcontroller Unit (MCU) for 3G Cellular Systems & WCDMA products. This Micro-controller core exploits special hardware instructions architecture/design to meet the computing needs of 3G Cellular Systems & WCDMA products. The MCU core is tested on Xilinx FPGA

  • DSP Chip Set
    This project involves the development of high performance digital ASIC chips: multi-channel Finite Impulse Response Chip and 64 points Fast Fourier Transform that can process data at a rate of up to 2 Giga samples a second.

  • Encryption/Decryption Crypto-Systems
    This project involves the implementation of the SAFER Encryption & Decryption Engine on a single FPGA chip for secure communication usage.

:: Back to top

................................................................................

ICDC offers Training Programs on:

a) IC Design which includes:

  • Practical VHDL from Concept to Implementation and Prototying
  • Practical Verilog from Concept to Implementation
  • FPGA Design and Synthesis
  • Digital ASIC Backend Design
  • Custom IC Design

b) Customised courses in the area of Systems and IC Design using EDA Tools, to meet specific needs of companies.

:: Back to top

..............................................................................

For more information, please contact:

Mr Nah Kiat Hong
Manager
IC Design Centre

Nanyang Polytechnic
180, Ang Mo Kio Avenue 8
S569830
Tel: 6550-0481
Fax: 6452-0400
Email: NAH_Kiat_Hong@nyp.gov.sg

:: Back to top

 

Last updated on 08 May 2009 by Jessie Goh

 

 



Nanyang Polytechnic 180 Ang Mo Kio Avenue 8 Singapore 569830 Tel:6451 5115
Copyright© 2008 NYP, Singapore. All rights reserved. Privacy Statement. Disclaimer.
Best viewed at 800 x 600 resolution with Internet Explorer 7.